9.0 Interrupts (Continued) 9.4 NON-MASKABLE INTERRUPT 9.4.1 Pending Flag There is a pending flag bit ass" />
    <li id="zfya9"><form id="zfya9"></form></li>
    <div id="zfya9"><video id="zfya9"><div id="zfya9"></div></video></div>
    參數(shù)資料
    型號: COP8SAA720M7
    廠商: National Semiconductor
    文件頁數(shù): 28/62頁
    文件大?。?/td> 0K
    描述: IC MCU OTP 8BIT 1K POR 20-SOIC
    標準包裝: 36
    系列: COP8™ 8SA
    核心處理器: COP8
    芯體尺寸: 8-位
    速度: 10MHz
    連通性: Microwire/Plus(SPI)
    外圍設(shè)備: POR,PWM,WDT
    輸入/輸出數(shù): 16
    程序存儲器容量: 1KB(1K x 8)
    程序存儲器類型: OTP
    RAM 容量: 64 x 8
    電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 5.5 V
    振蕩器型: 內(nèi)部
    工作溫度: -40°C ~ 125°C
    封裝/外殼: 20-SOIC(0.295",7.50mm 寬)
    包裝: 管件
    其它名稱: *COP8SAA720M7
    9.0 Interrupts (Continued)
    9.4 NON-MASKABLE INTERRUPT
    9.4.1 Pending Flag
    There is a pending flag bit associated with the non-maskable
    interrupt,
    called
    STPND.
    This
    pending
    flag
    is
    not
    memory-mapped and cannot be accessed directly by the
    software.
    The pending flag is reset to zero when a device Reset
    occurs. When the non-maskable interrupt occurs, the asso-
    ciated pending bit is set to 1. The interrupt service routine
    should contain an RPND instruction to reset the pending flag
    to zero. The RPND instruction always resets the STPND
    flag.
    9.4.2 Software Trap
    The Software Trap is a special kind of non-maskable inter-
    rupt which occurs when the INTR instruction (used to ac-
    knowledge interrupts) is fetched from program memory and
    placed in the instruction register. This can happen in a
    variety of ways, usually because of an error condition. Some
    examples of causes are listed below.
    If the program counter incorrectly points to a memory loca-
    tion beyond the available program memory space, the
    non-existent or unused memory location returns zeroes
    which is interpreted as the INTR instruction.
    If the stack is popped beyond the allowed limit (address 02F
    or 06F Hex), a Software Trap is triggered.
    A Software Trap can be triggered by a temporary hardware
    condition such as a brownout or power supply glitch.
    The Software Trap has the highest priority of all interrupts.
    When a Software Trap occurs, the STPND bit is set. The GIE
    bit is not affected and the pending bit (not accessible by the
    user) is used to inhibit other interrupts and to direct the
    program to the ST service routine with the VIS instruction.
    Nothing can interrupt a Software Trap service routine except
    for another Software Trap. The STPND can be reset only by
    the RPND instruction or a chip Reset.
    The Software Trap indicates an unusual or unknown error
    condition. Generally, returning to normal execution at the
    point where the Software Trap occurred cannot be done
    reliably. Therefore, the Software Trap service routine should
    reinitialize the stack pointer and perform a recovery proce-
    dure that restarts the software at some known point, similar
    to a device Reset, but not necessarily performing all the
    same functions as a device Reset. The routine must also
    execute the RPND instruction to reset the STPND flag.
    Otherwise, all other interrupts will be locked out. To the
    extent possible, the interrupt routine should record or indi-
    cate the context of the device so that the cause of the
    Software Trap can be determined.
    If the user wishes to return to normal execution from the
    point at which the Software Trap was triggered, the user
    must first execute RPND, followed by RETSK rather than
    RETI or RET. This is because the return address stored on
    the stack is the address of the INTR instruction that triggered
    the interrupt. The program must skip that instruction in order
    to proceed with the next one. Otherwise, an infinite loop of
    Software Traps and returns will occur.
    Programming a return to normal execution requires careful
    consideration. If the Software Trap routine is interrupted by
    another Software Trap, the RPND instruction in the service
    routine for the second Software Trap will reset the STPND
    flag; upon return to the first Software Trap routine, the
    STPND flag will have the wrong state. This will allow
    maskable interrupts to be acknowledged during the servicing
    of the first Software Trap. To avoid problems such as this, the
    user program should contain the Software Trap routine to
    perform a recovery procedure rather than a return to normal
    execution.
    Under normal conditions, the STPND flag is reset by a
    RPND instruction in the Software Trap service routine. If a
    programming error or hardware condition (brownout, power
    supply glitch, etc.) sets the STPND flag without providing a
    way for it to be cleared, all other interrupts will be locked out.
    To alleviate this condition, the user can use extra RPND
    instructions in the main program and in the WATCHDOG
    service routine (if present). There is no harm in executing
    extra RPND instructions in these parts of the program.
    9.5 PORT L INTERRUPTS
    Port L provides the user with an additional eight fully select-
    able, edge sensitive interrupts which are all vectored into the
    same service subroutine.
    The interrupt from Port L shares logic with the wake up
    circuitry. The register WKEN allows interrupts from Port L to
    be individually enabled or disabled. The register WKEDG
    specifies the trigger condition to be either a positive or a
    negative edge. Finally, the register WKPND latches in the
    pending trigger conditions.
    The GIE (Global Interrupt Enable) bit enables the interrupt
    function.
    A control flag, LPEN, functions as a global interrupt enable
    for Port L interrupts. Setting the LPEN flag will enable inter-
    rupts and vice versa. A separate global pending flag is not
    needed since the register WKPND is adequate.
    Since Port L is also used for waking the device out of the
    HALT or IDLE modes, the user can elect to exit the HALT or
    IDLE modes either with or without the interrupt enabled. If he
    elects to disable the interrupt, then the device will restart
    execution from the instruction immediately following the in-
    struction that placed the microcontroller in the HALT or IDLE
    modes. In the other case, the device will first execute the
    interrupt service routine and then revert to normal operation.
    (See HALT MODE for clock option wakeup information.)
    9.6 INTERRUPT SUMMARY
    The device uses the following types of interrupts, listed
    below in order of priority:
    1.
    The Software Trap non-maskable interrupt, triggered by
    the INTR (00 opcode) instruction. The Software Trap is
    acknowledged immediately. This interrupt service rou-
    tine can be interrupted only by another Software Trap.
    The Software Trap should end with two RPND instruc-
    tions followed by a restart procedure.
    2.
    Maskable interrupts, triggered by an on-chip peripheral
    block or an external device connected to the device.
    Under ordinary conditions, a maskable interrupt will not
    interrupt any other interrupt routine in progress. A
    maskable interrupt routine in progress can be inter-
    rupted by the non-maskable interrupt request. A
    maskable interrupt routine should end with an RETI
    instruction.
    COP8SA
    Family
    www.national.com
    33
    相關(guān)PDF資料
    PDF描述
    MC68HC11K0CFNE3 MCU 8-BIT 768 RAM 3MHZ 84-PLCC
    1740210-5 CONN RECEPT 10AWG PLUS KEYED
    1740210-8 CONN RECEPT 14AWG MINUS KEYED
    1740210-9 CONN RECEPT 12AWG PLUS KEYED
    1740210-7 CONN RECEPT 14AWG PLUS KEYED
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    COP8SAA720M8 功能描述:IC MCU OTP 8BIT 1K POR 20-SOIC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:COP8™ 8SA 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標準包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C,IrDA,LIN,SPI,UART/USART 外圍設(shè)備:DMA,PDR,POR,PVD,PWM,溫度傳感器,WDT 輸入/輸出數(shù):26 程序存儲器容量:64KB(64K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN,36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND
    COP8SAA720M9 功能描述:IC MCU OTP 8BIT 1K 20SOIC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:COP8™ 8SA 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標準包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C,IrDA,LIN,SPI,UART/USART 外圍設(shè)備:DMA,PDR,POR,PVD,PWM,溫度傳感器,WDT 輸入/輸出數(shù):26 程序存儲器容量:64KB(64K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN,36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND
    COP8SAA720N8 功能描述:IC MCU OTP 8BIT 1K 20DIP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:COP8™ 8SA 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標準包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C,IrDA,LIN,SPI,UART/USART 外圍設(shè)備:DMA,PDR,POR,PVD,PWM,溫度傳感器,WDT 輸入/輸出數(shù):26 程序存儲器容量:64KB(64K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN,36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND
    COP8SAA720N9 功能描述:IC MCU OTP 8BIT 1K 20DIP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:COP8™ 8SA 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標準包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C,IrDA,LIN,SPI,UART/USART 外圍設(shè)備:DMA,PDR,POR,PVD,PWM,溫度傳感器,WDT 輸入/輸出數(shù):26 程序存儲器容量:64KB(64K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN,36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND
    COP8SAA728M8 功能描述:IC MCU OTP 8BIT 1K 28SOIC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:COP8™ 8SA 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標準包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C,IrDA,LIN,SPI,UART/USART 外圍設(shè)備:DMA,PDR,POR,PVD,PWM,溫度傳感器,WDT 輸入/輸出數(shù):26 程序存儲器容量:64KB(64K x 8) 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN,36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND