參數(shù)資料
型號(hào): S1D13706F00A
元件分類(lèi): 顯示控制器
英文描述: 320 X 240 PIXELS CRT OR FLAT PNL GRPH DSPL CTLR, PQFP100
封裝: TQFP-100
文件頁(yè)數(shù): 33/171頁(yè)
文件大小: 4940K
代理商: S1D13706F00A
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)當(dāng)前第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)
38
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
7516 Group (Spec. H)
Example of Master Transmission
An example of master transmission in the standard clock mode, at
the SCL frequency of 100 kHz and in the ACK return mode is
shown below.
Set a slave address in the high-order 7 bits of the I2C address
register (address 002C16) and “0” into the RWB bit.
Set the ACK return mode and SCL = 100 kHz by setting “8516
in the I2C clock control register (address 002F16).
Set “0016” in the I2C status register (address 002D16) so that
transmission/reception mode can become initializing condition.
Set a communication enable status by setting “0816” in the I2C
control register (address 002E16).
Confirm the bus free condition by the BB flag of the I2C status
register (address 002D16).
Set the address data of the destination of transmission in the
high-order 7 bits of the I2C data shift register (address 002B16)
and set “0” in the least significant bit.
Set “F016” in the I2C status register (address 002D16) to gener-
ate a START condition. At this time, an SCL for 1 byte and an
ACK clock automatically occur.
Set transmit data in the I2C data shift register (address 002B16).
At this time, an SCL and an ACK clock automatically occur.
When transmitting control data of more than 1 byte, repeat step
.
Set “D016” in the I2C status register (address 002D16) to gener-
ate a STOP condition if ACK is not returned from slave
reception side or transmission ends.
Example of Slave Reception
An example of slave reception in the high-speed clock mode, at
the SCL frequency of 400 kHz, in the ACK non-return mode and
using the addressing format is shown below.
Set a slave address in the high-order 7 bits of the I2C address
register (address 002C16) and “0” in the RWB bit.
Set the no ACK clock mode and SCL = 400 kHz by setting
“2516” in the I2C clock control register (address 002F16).
Set “0016” in the I2C status register (address 002D16) so that
transmission/reception mode can become initializing condition.
Set a communication enable status by setting “0816” in the I2C
control register (address 002E16).
When a START condition is received, an address comparison is
performed.
When all transmitted addresses are “0” (general call):
AD0 of the I2C status register (address 002D16) is set to “1”
and an interrupt request signal occurs.
When the transmitted addresses agree with the address set
in :
AAS of the I2C status register (address 002D16) is set to “1”
and an interrupt request signal occurs.
In the cases other than the above AD0 and AAS of the I2C sta-
tus register (address 002D16) are set to “0” and no interrupt
request signal occurs.
Set dummy data in the I2C data shift register (address 002B16).
When receiving control data of more than 1 byte, repeat step .
When a STOP condition is detected, the communication ends.
相關(guān)PDF資料
PDF描述
S1D13806F00A CRT OR FLAT PNL GRPH DSPL CTLR, PQFP144
S1D13A05B00B 320 X 320 PIXELS CRT OR FLAT PNL GRPH DSPL CTLR, PBGA121
S1D13A05F00A100 320 X 320 PIXELS CRT OR FLAT PNL GRPH DSPL CTLR, PBGA121
S1R72005F00A300 UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
S1R72105F00A000 SCSI BUS CONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S1D13706F00A200 功能描述:LCD 驅(qū)動(dòng)器 (QVGA) 320x240 LCD Controller @ 8bpp RoHS:否 制造商:Maxim Integrated 數(shù)位數(shù)量:4.5 片段數(shù)量:30 最大時(shí)鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube
S1D13715B00B200 功能描述:LCD 驅(qū)動(dòng)器 LCD Controller RoHS:否 制造商:Maxim Integrated 數(shù)位數(shù)量:4.5 片段數(shù)量:30 最大時(shí)鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube
S1D13715B00C10B 功能描述:LCD 驅(qū)動(dòng)器 320KB, megpixel I/F RoHS:否 制造商:Maxim Integrated 數(shù)位數(shù)量:4.5 片段數(shù)量:30 最大時(shí)鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube
S1D13717B00B100 功能描述:LCD 驅(qū)動(dòng)器 LCD Controller RoHS:否 制造商:Maxim Integrated 數(shù)位數(shù)量:4.5 片段數(shù)量:30 最大時(shí)鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube
S1D13717B00C100 功能描述:LCD 驅(qū)動(dòng)器 LCD Controller RoHS:否 制造商:Maxim Integrated 數(shù)位數(shù)量:4.5 片段數(shù)量:30 最大時(shí)鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube