參數(shù)資料
型號: ST92F124V2TB
廠商: 意法半導(dǎo)體
英文描述: CAP 3300PF 25V CERAMIC Y5V 0402
中文描述: 16位產(chǎn)品單電壓閃存MCU的家庭的RAM,EEPROM的E3展TMEMULATED,可以2.0b和J1850 BLPD
文件頁數(shù): 101/426頁
文件大?。?/td> 3831K
代理商: ST92F124V2TB
101/426
ST92F124/F150/F250 - INTERRUPTS
5.7 STANDARD INTERRUPTS (CAN AND SCI-A)
The two on-chip CAN peripherals generate 4 inter-
rupt sources each. The SCI-A interrupts are
mapped on a single interrupt channel. The map-
ping is shown in the following table.
Table 21. Interrupt Channel Assignment
5.7.1 Functional Description
The SIPRL and SIPRH registers contain the inter-
rupt pending bits of the interrupt sources. The
pending bits are set by hardware on occurrence of
a rising edge event. The pending bits are reset by
hardware when the interrupt is acknowledged.
The SIMRL and SIMRH registers are used to
mask the interrupt requests coming from the inter-
rupt sources. Resetting the bits of these registers
prevents the interrupt requests being sent to the
ST9 core.
The SITRL and SITRH registers are used to select
the edge sensitivity of the interrupt channel (rising
or falling edge). As the SCI-A and CAN interrupt
events are rising edge events, all bits in the SITRL
register and ITEI0 bit in SITRH register must be
set to 1.
The priority level of the interrupt channels can be
programmed to one of eight priority levels using
the SIPLRL and SIPLRH control registers.
The two MSBs of the priority level are user pro-
grammable. For each interrupt group, the even
channels (E0, F0, G0, H0, I0) have an even priority
level (LSB of priority level is zero) and the odd
channels (E1, F1, G1, H1) have an odd priority lev-
el (the LSB of priority level is one). See
Figure 52
.
.
Figure 52. Priority Level Examples
All interrupt channels share a single interrupt vec-
tor register (SIVR). Bits 1 to 4 of the SIVR register
change according to the interrupt channel which
has the highest priority pending interrupt request.
If more than one interrupt channel has pending in-
terrupt requests with the same priority, then an in-
ternal daisy chain decides the interrupt channel
that will be served. INTE0 is first in the internal dai-
sy chain and INTI0 is last.
An overrun flag is associated with each interrupt
channel. If a new interrupt request comes before
the earlier interrupt request is acknowledged then
the corresponding overrun flag is set.
Interrupt Pairs
INTE0
INTE1
INTF0
INTF1
INTG0
INTG1
INTH0
INTH1
INTI0
INTI1
Interrupt Source
CAN0_RX0
CAN0_RX1
CAN0_TX
CAN0_SCE
CAN1_RX0
CAN1_RX1
CAN1_TX
CAN1_SCE
SCI-A
Reserved
1
0
0
1
0
0
1
PL2HPL1H PL2GPL1GPL2F PL1F PL2E PL1E
INT.G1:
INT.H1: 001=1
INT.G0:
SOURCE
PRIORITY
PRIORITY
SOURCE
INT.E0: 010=2
INT.E1: 011=3
INT.F1: 101=5
INT.F0: 100=4
INT.H0: 000=0
IPLRL
0
100=4
101=5
9
相關(guān)PDF資料
PDF描述
ST92124DR2QB 8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM, E3 TMEMULATED EEPROM, CAN 2.0B AND J1850 BLPD
ST92F124DR2QB CAP .0068UF 50V PPS FILM 1206 2%
ST92124DR2QC CAP .0068UF 50V UF(B) FILM SMD
ST92F124DR2QC CAP .0068UF 50V PPS FILM 1206 5%
ST92124DR2T6 CAP .068UF 50V PPS FILM 1913 2%
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST92F150CR1TC 功能描述:8位微控制器 -MCU 128K Flash 4K RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST92F150CR9TB 功能描述:8位微控制器 -MCU Flash 64K/128K RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST92F150CV1QB 功能描述:8位微控制器 -MCU 128K Flash 4K RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST92F150CV1QBE 制造商:STMicroelectronics 功能描述:N/A - Trays
ST92F150CV1QBTRE 制造商:STMicroelectronics 功能描述:128K PQFP100 PB FREE ARM - Tape and Reel