參數(shù)資料
型號: TMS320WP010PZA
英文描述: Cell-Phone Circuit
中文描述: 手機電路
文件頁數(shù): 51/132頁
文件大?。?/td> 1707K
代理商: TMS320WP010PZA
SPRS145G
JULY 2000
REVISED FEBRUARY 2002
51
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
input qualifier circuitry
An input-qualifier circuitry qualifies the input signal to the CAP1
6, XINT1/2, ADCSOC and PDPINTA/B pins
in the 240xA devices. (The I/O functions of these pins do not use the input-qualifier circuitry). The state of the
internal input signal will change only after the pin is high/low for 6(12) clock edges. This ensures that a glitch
smaller than 5(11) CLKOUT cycles wide will not change the internal pin input state. The user must hold the pin
high/low for 6(12) cycles to ensure the device will see the level change. Bit 6 of the SCSR2 register controls
whether 6 clock edges (bit 6 = 0) or 12 clock edges (bit 6 = 1) are used to block 5- or 11-cycle glitches. On the
LC2402A, input qualification is for the CAP1, CAP2, CAP3, PDPINTA, and XINT2/ADCSOC pins.
enhanced analog-to-digital converter (ADC) module
A simplified functional block diagram of the ADC module is shown in Figure 11. The ADC module consists of
a 10-bit ADC with a built-in sample-and-hold (S/H) circuit. Functions of the ADC module include:
10-bit ADC core with built-in S/H
16-channel, muxed inputs
Autosequencing capability provides up to 16
autoconversions
in a single session. Each conversion can
be programmed to select any 1 of 16 input channels
Sequencer can be operated as two independent 8-state sequencers or as one large 16-state sequencer
(i.e., two cascaded 8-state sequencers)
Sixteen result registers (individually addressable) to store conversion values
The digital value of the input analog voltage is derived by:
Digital Value
1023
Input Analog Voltage
V
REFHI
V
REFLO
V
REFLO
Multiple triggers as sources for the start-of-conversion (SOC) sequence
S/W
software immediate start
EVA
Event manager A (multiple event sources within EVA)
EVB
Event manager B (multiple event sources within EVB)
Ext
External pin (ADCSOC)
Flexible interrupt control allows interrupt request on every end-of-sequence (EOS) or every other EOS
Sequencer can operate in
start/stop
mode, allowing multiple
time-sequenced triggers
to synchronize
conversions
EVA and EVB triggers can operate independently in dual-sequencer mode
Sample-and-hold (S/H) acquisition time window has separate prescale control
NOTE: The calibration and self-test features are not present in 240xA devices.
相關(guān)PDF資料
PDF描述
TMX320LF2407APGES INSUL WASHER 10 PR
TMP320LC2404APZA Transient Voltage Suppressor Diodes
TMP320LC2404APZS Transient Voltage Suppressor Diodes
TMP320LC2406APZA Transient Voltage Suppressor Diodes
TMP320LC2406APZS Transient Voltage Suppressor Diodes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320-XDS100-V2 功能描述:仿真器/模擬器 USB JTAG DONGLE XDS100V2 TMS320 RoHS:否 制造商:Blackhawk 產(chǎn)品:System Trace Emulators 工具用于評估:C6000, C5000, C2000, OMAP, DAVINCI, SITARA, TMS470, TMS570, ARM 7/9, ARM Cortex A8/R4/M3 用于:XDS560v2
TMS320-XDS100-V3 功能描述:仿真器/模擬器 XDS100V3 DSP / ARM HIGH SPEED USB JTAG RoHS:否 制造商:Blackhawk 產(chǎn)品:System Trace Emulators 工具用于評估:C6000, C5000, C2000, OMAP, DAVINCI, SITARA, TMS470, TMS570, ARM 7/9, ARM Cortex A8/R4/M3 用于:XDS560v2
TMS32AV110PBM 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TMS32C31PQA40 制造商:Texas Instruments 功能描述:
TMS32C5402PGER10G4 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Tape & Reel Version 5402PGE100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT